library verilog;
use verilog.vl_types.all;
entity lab2_fre_div3_021_vlg_vec_tst is
end lab2_fre_div3_021_vlg_vec_tst;
